


# STW20NK50Z

# N-CHANNEL 500V - 0.23 $\Omega$ - 17A TO-247 Zener-Protected SuperMESH<sup>TM</sup> Power MOSFET

| TYPE       | V <sub>DSS</sub> | R <sub>DS(on)</sub> | I <sub>D</sub> | Pw    |
|------------|------------------|---------------------|----------------|-------|
| STW20NK50Z | 500 V            | < 0.27 Ω            | 17 A           | 190 W |

- TYPICAL  $R_{DS}(on) = 0.23 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




#### **DESCRIPTION**

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

#### **APPLICATIONS**

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC



#### **ORDERING INFORMATION**

| SALES TYPE | MARKING  | PACKAGE | PACKAGING |
|------------|----------|---------|-----------|
| STW20NK50Z | W20NK50Z | TO-247  | TUBE      |

October 2002 1/9

#### **ABSOLUTE MAXIMUM RATINGS**

| Symbol                             | Parameter   | Value                    | Unit     |
|------------------------------------|---|--------------------------|----------|
| V <sub>DS</sub>                    | Drain-source Voltage (V <sub>GS</sub> = 0)            | 500                      | V        |
| V <sub>DGR</sub>                   | Drain-gate Voltage ( $R_{GS}$ = 20 kΩ)                | 500                      | V        |
| V <sub>GS</sub>                    | Gate- source Voltage                                  | ± 30                     | V        |
| I <sub>D</sub>                     | Drain Current (continuous) at T <sub>C</sub> = 25°C   | 17                       | Α        |
| I <sub>D</sub>                     | Drain Current (continuous) at T <sub>C</sub> = 100°C  | 10.71                    | А        |
| I <sub>DM</sub> (1)                | Drain Current (pulsed)                                | 68                       | Α        |
| P <sub>TOT</sub>                   | Total Dissipation at T <sub>C</sub> = 25°C            | 190                      | W        |
|                                    | Derating Factor                                       | 1.51                     | W/°C     |
| V <sub>ESD(G-S)</sub>              | Gate source ESD(HBM-C=100 pF, R=1.5 KΩ)               | 6000                     | V        |
| dv/dt (1)                          | Peak Diode Recovery voltage slope                     | 4.5                      | V/ns     |
| T <sub>j</sub><br>T <sub>stg</sub> | Operating Junction Temperature<br>Storage Temperature | -55 to 150<br>-55 to 150 | °C<br>°C |

<sup>(1)</sup> Pulse width limited by safe operating area

#### THERMAL DATA

| Rt | thj-case | Thermal Resistance Junction-case Max           | 0.66 | °C/W |
|----|----------|--|------|------|
| R  | thj-amb  | Thermal Resistance Junction-ambient Max        | 62.5 | °C/W |
|    | TI       | Maximum Lead Temperature For Soldering Purpose | 300  | °C   |

#### **AVALANCHE CHARACTERISTICS**

| Symbol          | Parameter  | Max Value | Unit |
|-----------------|--|-----------|------|
| I <sub>AR</sub> | Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)       | 17        | А    |
| E <sub>AS</sub> | Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V) | 850       | mJ   |

#### **GATE-SOURCE ZENER DIODE**

| Symbol            | Parameter                        | Test Conditions        | Min. | Тур. | Max. | Unit |
|-------------------|----------------------------------|------------------------|------|------|------|------|
| BV <sub>GSO</sub> | Gate-Source Breakdown<br>Voltage | Igs=± 1mA (Open Drain) | 30   |      |      | V    |

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

<sup>(1)</sup>  $I_{SD} \le 17A$ , di/dt  $\le 200A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_i \le T_{JMAX}$ .

<sup>(\*)</sup> Limited only by maximum temperature allowed

# **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25^{\circ}C$ UNLESS OTHERWISE SPECIFIED) ON/OFF

| Symbol               | Parameter  | Test Conditions   | Min. | Тур. | Max.    | Unit     |
|----------------------|--|---|------|------|---------|----------|
| V <sub>(BR)DSS</sub> | Drain-source<br>Breakdown Voltage                        | $I_D = 1 \text{ mA}, V_{GS} = 0$                              | 500  |      |         | V        |
| I <sub>DSS</sub>     | Zero Gate Voltage<br>Drain Current (V <sub>GS</sub> = 0) | $V_{DS}$ = Max Rating $V_{DS}$ = Max Rating, $T_{C}$ = 125 °C |      |      | 1<br>50 | μA<br>μA |
| I <sub>GSS</sub>     | Gate-body Leakage<br>Current (V <sub>DS</sub> = 0)       | V <sub>GS</sub> = ± 20 V                                      |      |      | ±10     | μΑ       |
| V <sub>GS(th)</sub>  | Gate Threshold Voltage                                   | $V_{DS} = V_{GS}$ , $I_D = 100 \mu A$                         | 3    | 3.75 | 4.5     | V        |
| R <sub>DS(on)</sub>  | Static Drain-source On Resistance                        | V <sub>GS</sub> = 10V, I <sub>D</sub> = 8.5 A                 |      | 0.23 | 0.27    | Ω        |

#### **DYNAMIC**

| Symbol   | Parameter   | Test Conditions  | Min. | Тур.              | Max. | Unit           |
|--|---|--|------|-------------------|------|----------------|
| g <sub>fs</sub> (1)                                      | Forward Transconductance  | V <sub>DS</sub> = 15 V <sub>,</sub> I <sub>D</sub> = 8.5 A |      | 13                |      | S              |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub> | Input Capacitance Output Capacitance Reverse Transfer Capacitance | V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0      |      | 2600<br>328<br>72 |      | pF<br>pF<br>pF |
| C <sub>oss eq.</sub> (3)                                 | Equivalent Output<br>Capacitance                                  | $V_{GS} = 0V, V_{DS} = 0V \text{ to } 640V$                |      | 187               |      | pF             |

#### SWITCHING ON

| Symbol   | Parameter  | Test Conditions   | Min. | Тур.             | Max. | Unit           |
|--|--|---|------|------------------|------|----------------|
| t <sub>d(on)</sub><br>t <sub>r</sub>                 | Turn-on Delay Time<br>Rise Time                              | $\begin{split} V_{DD} &= 250 \text{ V}, I_D = 8.5 \text{ A} \\ R_G &= 4.7\Omega \text{ , V}_{GS} = 10 \text{ V} \\ \text{(Resistive Load see, Figure 3)} \end{split}$ |      | 28<br>20         |      | ns<br>ns       |
| Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub> | Total Gate Charge<br>Gate-Source Charge<br>Gate-Drain Charge | $V_{DD} = 400 \text{ V}, I_D = 17 \text{ A},$<br>$V_{GS} = 10 \text{ V}$  |      | 85<br>15.5<br>42 |      | nC<br>nC<br>nC |

#### **SWITCHING OFF**

| Symbol                                 | Parameter   | Test Conditions  | Min. | Тур.           | Max. | Unit           |
|--|---|--|------|----------------|------|----------------|
| t <sub>d</sub> (off)<br>t <sub>f</sub> | Turn-off Delay Time<br>Fall Time                      | $V_{DD} = 250 \text{ V}, I_D = 8.5 \text{ A}$<br>$R_G = 4.7\Omega$ , $V_{GS} = 10 \text{ V}$<br>(Resistive Load see, Figure 3) |      | 70<br>15       |      | ns<br>ns       |
| $t_{r(Voff)} \ t_{f} \ t_{c}$          | Off-voltage Rise Time<br>Fall Time<br>Cross-over Time | $V_{DD} = 400 \text{ V, } I_D = 17 \text{ A,}$ $R_G = 4.7\Omega, V_{GS} = 10V$ (Inductive Load see, Figure 5)                  |      | 16<br>15<br>30 |      | ns<br>ns<br>ns |


#### SOURCE DRAIN DIODE

| Symbol   | pol Parameter Test Conditions N  |   | Min. | Тур.              | Max.     | Unit          |
|--|--|---|------|-------------------|----------|---------------|
| I <sub>SD</sub><br>I <sub>SDM</sub> (2)                | Source-drain Current<br>Source-drain Current (pulsed)                        |   |      |                   | 17<br>68 | A<br>A        |
| V <sub>SD</sub> (1)                                    | Forward On Voltage   | I <sub>SD</sub> = 17 A, V <sub>GS</sub> = 0   |      |                   | 1.6      | V             |
| t <sub>rr</sub><br>Q <sub>rr</sub><br>I <sub>RRM</sub> | Reverse Recovery Time<br>Reverse Recovery Charge<br>Reverse Recovery Current | $I_{SD}$ = 17 A, di/dt = 100 A/ $\mu$ s<br>$V_R$ = 100 V, $T_j$ = 150°C<br>(see test circuit, Figure 5) |      | 355<br>5.72<br>26 |          | ns<br>μC<br>A |


Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
 2. Pulse width limited by safe operating area.
 3. C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.




#### Safe Operating Area For TO-247




#### **Output Characteristics**




#### **Transconductance**




#### **Thermal Impedance For TO-247**




#### **Transfer Characteristics**




#### Static Drain-source On Resistance




# **Gate Charge vs Gate-source Voltage**




#### 0 20 40 60 80 100 $q_g(nc)$ Normalized Gate Threshold Voltage vs Temp.




#### **Source-drain Diode Forward Characteristics**




# **Capacitance Variations**



#### Normalized On Resistance vs Temperature



#### **Normalized BVDSS vs Temperature**



*5*7.

# **Maximum Avalanche Energy vs Temperature**




Fig. 1: Unclamped Inductive Load Test Circuit





Fig. 3: Switching Times Test Circuit For Resistive Load



**Fig. 5:** Test Circuit **F**or Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



**577.** 

# **TO-247 MECHANICAL DATA**

| DIM.   |       | mm.   |       |       | inch |       |
|--------|-------|-------|-------|-------|------|-------|
| DIIVI. | MIN.  | TYP   | MAX.  | MIN.  | TYP. | MAX.  |
| А      | 4.85  |       | 5.15  | 0.19  |      | 0.20  |
| D      | 2.20  |       | 2.60  | 0.08  |      | 0.10  |
| E      | 0.40  |       | 0.80  | 0.015 |      | 0.03  |
| F      | 1     |       | 1.40  | 0.04  |      | 0.05  |
| F1     |       | 3     |       |       | 0.11 |       |
| F2     |       | 2     |       |       | 0.07 |       |
| F3     | 2     |       | 2.40  | 0.07  |      | 0.09  |
| F4     | 3     |       | 3.40  | 0.11  |      | 0.13  |
| G      |       | 10.90 |       |       | 0.43 |       |
| Н      | 15.45 |       | 15.75 | 0.60  |      | 0.62  |
| L      | 19.85 |       | 20.15 | 0.78  |      | 0.79  |
| L1     | 3.70  |       | 4.30  | 0.14  |      | 0.17  |
| L2     |       | 18.50 |       |       | 0.72 |       |
| L3     | 14.20 |       | 14.80 | 0.56  |      | 0.58  |
| L4     |       | 34.60 |       |       | 1.36 |       |
| L5     |       | 5.50  |       |       | 0.21 |       |
| М      | 2     |       | 3     | 0.07  |      | 0.11  |
| V      |       | 5°    |       |       | 5°   |       |
| V2     |       | 60°   |       |       | 60°  |       |
| Dia    | 3.55  |       | 3.65  | 0.14  |      | 0.143 |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
© http://www.st.com

